

AMENDMENTS TO THE CLAIMS

Please amend claim 6 to read as follow:

1 1. (Previously Presented) A thin film transistor comprising:
2 a buffer layer formed on a substrate;
3 an activation layer formed on said buffer layer; and
4 a gate insulation layer formed on said substrate including said activation layer,
5 with said buffer layer having a step formed between a lower part of said activation layer and
6 a part except said lower part of said activation layer, and said step being a half or less of the
7 thickness sum of said activation layer and gate insulation layer,
8 said buffer layer has a step to such a degree that thickness of said gate insulation layer is not
9 changed on said side wall of said buffer layer.

Claims 2-4. (Cancelled)

1 5. (Previously Presented) The thin film transistor according to claim 1, wherein said
2 activation layer being a polysilicon, and a thickness of the gate insulation layer is 400 Å or more
3 when a thickness of said polysilicon is 300 Å and step is 350 Å in said activation layer.

1 6. (Currently Amended) The thin film transistor according to claim 1, wherein said activation
2 layer being [[an]] polysilicon, and thickness of the gate insulation layer is 1,000 Å or more when a

thickness of said polysilicon is 500 Å and said step is 750 Å in said activation layer.

7. (Original) A method for fabricating said thin film transistor of claim 1, comprising the steps of:

depositing an amorphous silicon layer on a substrate equipped with buffer layer;
forming a polycrystalline silicon layer by crystallizing said amorphous silicon layer;
forming an activation layer by etching said polycrystalline silicon layer;
treating the surface of said activation layer; and
depositing a gate insulation layer on said substrate,
with etching time being controlled in said activation layer forming process and activation layer surface treatment process so that step between a lower part of gate in the buffer layer and a part except the lower part of said gate has a step value corresponding to a half or less of the thickness sum of said activation layer and gate insulation layer.

8. (Original) The method for fabricating a thin film transistor according to claim 7, wherein the etching time is controlled so that said buffer layer has a step to such a degree that thickness of said gate insulation layer is not changed on said side wall of said buffer layer.

9. (Original) The method for fabricating a thin film transistor according to claim 7, wherein the etching time is controlled to accommodate said buffer layer having a step corresponding to a half or less of the thickness sum of the activation layer and gate insulation layer.

1 10. (Original) The method for fabricating a thin film transistor according to claim 9, wherein
2 the etching time is controlled so that said buffer layer has a step to such a degree that thickness of
3 said gate insulation layer is not changed on said side wall of said buffer layer.

1 11. (Original) The method for fabricating a thin film transistor according to claim 7, wherein
2 a thickness of said gate insulation layer is 400 Å or more when the thickness of solid-phase
3 crystallization polysilicon is 300 Å and step is 350 Å in said activation layer.

1 12. (Original) The method for fabricating a thin film transistor according to claim 7, wherein
2 thickness of said gate insulation layer is 1,000 Å or more when the thickness of excimer laser
3 annealing polysilicon is 500 Å and step is 750 Å in said activation layer.

1 13. (Previously Presented) A thin film transistor, comprising:
2 a buffer layer;
3 an activation layer formed on said buffer layer; and
4 a gate insulation layer formed on said buffer layer and said activation layer,
5 with said buffer layer having a step formed between a lower part of said activation layer and
6 a part except said lower part of said activation layer, and said step being up to a half of the thickness
7 sum of said activation layer and gate insulation layer,
8 said step being controlled according to said gate insulation layer being deposited to an even

9 thickness on a side wall of said activation layer.

Claim 14. (Cancelled)

1 15. (Previously Presented) The thin film transistor according to claim 13, with said
2 activation layer comprising a polysilicon, and a thickness of said gate insulation layer being at least
3 400 Å when a thickness of said polysilicon is 300 Å and step is 350 Å in said activation layer.

1 16. (Previously Presented) The thin film transistor according to claim 13, with said
2 activation layer comprising a polysilicon, and a thickness of said gate insulation layer being at least
3 1,000 Å when a thickness of said polysilicon is 500 Å and step is 750 Å in said activation layer.

Claims 17-20. (Cancelled)

1 21. (Previously Presented) The thin film transistor according to claim 1, wherein a thickness
2 of the gate insulation layer is at least 400 Å when a thickness of said activation layer is 300 Å and
3 step is 350 Å in said activation layer.

1 22. (Previously Presented) The thin film transistor according to claim 1, wherein the step of
2 said buffer layer being formed on a single body of said buffer layer with the step protruding from a
3 flat portion of said buffer layer.